Applications of Address Generators
In this part, we present various applications of address generators. 
Database for Multiple-Valued Logic Researchers
Consider Table 2 .1, which shows a part of a database for multiple-valued logic researchers [5] , and We assume that the number of researchers in the database is at most 8000. The database consists of two circuits:
1. A circuit to produce the Researcher number from the Researcher ID.
A circuit to produce Last name, First name, Research areas, and Location from Researcher number.
The first circuit is implemented by an address generator, and the second circuit is implemented by an ordinary memory. Researcher ID consists of 6 letters from the 26-letter English alphabet or special symbols (the underscore and the blank). To represent 6 characters, we need 5 × 6 = 30 bits, since each character requires 5 bits. On the other hand, to represent a Researcher number, we need only 13 bits, since the total number of researchers is at most 8000. Note that, in this case, the number of possible input combinations is 2 30 , while the registered input combinations is at most 8000. 
Memory Patch Circuit
The firmware of an embedded systems is usually implemented by Read-only memories (ROMs). After shipping the product, it is often necessary to modify a part of the ROM to upgrade to a later version. To convert the address of the ROM to the address of the auxiliary memory, we use the address generator shown in Fig. 2 .2 [9, 3, 4] .
Properties of Address Generators
The previous three examples of address generators have common properties:
1. The values of the non-zero outputs are distinct. 2. The typical number of non-zero output values is much smaller than the maximum possible. (Proof) Consider a decomposition chart, in which X 1 denotes the bound variables, and X 2 denotes the free variables.
. Let H be a function where the input variables are X 1 , and the output values are defined as follows: Consider the decomposition chart, where assignments of values to X 1 label columns (i.e., bound variables). For the assignments to X 1 corresponding to columns with only zero elements, H = 0. For other inputs, the outputs are distinct integers from 1 to w h , where w h denotes the number of columns that have non-zero element(s). Since w h ≤ k, the weight of H is at most k, and the number of output values of H is at most k + 1. On the other hand, the function G is obtained from F by reducing some columns that have all zero outputs in the decomposition chart. Thus, the number of non-zero outputs in G is equal to the number of non-zero outputs in F. Thus, G is also an address generation function with the weight k.
Example 3.2 Consider the decomposition chart in Fig.3 
.1, Let the function F( X) be decomposed as F( X
, and X 2 = (x 5 ). In general, a multiple-valued variable can be represented by using two-valued variables. Thus, an arbitrary multiplevalued input multiple-valued output function can be represented as a two-valued input two-valued output network. To implement the network by using two-valued logic elements, in this paper, we assume that all the multiple-valued variables are represented by two-valued variables.
Let N be the number of m-valued variables, and let n be the number of two-valued variables. Then, we have the following relation: n = log 2 m N.
Synthesis of Address Generators Definition 4.1 A pq-element implements an arbitrary pinput q-output logic function. Its memory size is q2 p .

Theorem 4.1 An arbitrary two-valued input n-variable address generator with weight k can be realized as a multilevel network of pq-elements. The number of such elements is at most
n−q p−q , where p > q and q = log 2 (k + 1) .
(Proof) An address generation logic function F with weight k can be decomposed as
where
is also an address generation logic function with weight k. Note that the number of input variables for G is reduced to n − (p − q), since the number of output variables of H is q = log 2 (k + 1) . By iterating this operations n−p p−q times, we can reduce the number of variables at most to p. Thus, the address generator can be implemented by using only pq-elements. The number of elements is at most Fig.3 .1 is k = 7. Since q = log 2 (k + 1) = log 2 (7 + 1) = 3, the address generator can be realized by 4-input 3-output elements as shown in Fig. 4 
Example 4.1 The number of non-zero outputs in the 5-variable address generation function F( X) shown in
.1. (End of Example)
When realizing an address generator by pq-elements, increasing p decreases the number of pq-elements, but increases the total amount of memory. On the other hand, decreasing p increases the number of pq-element, but decreases the total amount of memory. The next theorem shows a strategy to design address generators using pqelements. It finds a value of p that minimizes the least upper bound on the total amount of memory without increasing the number of elements.
Theorem 4.2 When an address generator is implemented as a multi-level network of pq-elements, the least upper bound on the total amount of memory is minimized when
(Proof) When an address generation function is decomposed into pq-elements, for each decomposition, we can reduce the number of input variables by r = p − q. To reduce n inputs into q, we need s = n−q r functional decompositions. To realize the address generator, we need s pq-elements. Thus, the total amount of memory necessary to implement the address generator is MEM = s · 2 p q. When n is sufficiently large, MEM can be approximated by ( Fig.4.2 . Or, we have the multilevel logic network shown in Fig. 4.3 , where the number 
total amount of memory is 320 k bits. (End of Example)
Theorem 4.2 shows the strategy for general address generators. It minimize the least upper bound on the total amount of memory. For a particular address generator, the total amount of memory can be minimum for the cases other than p − q = 2. The next example illustrates this.
Example 4.3 Consider the 5-variable address generation function F( X) shown in Table 4.1. Let the function F( X) be decomposed as F( X
, and X 2 = (x 3 , x 4 , x 5 ). The column multiplicity of the decomposition chart in Table 4 .1 is 2. 
Comparison with Other Realizations
Another method to realize an address generator is shown in Fig. 5 .1. It consist of registers, gates and an encoder. This method requires one register for each registered vector.
Let n be the number of input variables, and k be the number of registered vectors. To detect each address, we need a nbit register, n copies of coincidence circuits (EXNORs), and an n-input AND gate. To generate the output address, we need a k-input log 2 (k + 1) -output priority encoder. Thus, in total we need, nk flip-flops, nk coincidence circuits, k n-input AND gates, and a k-input log 2 (k + 1) -output priority encoder. Note that this network can realize only the address generation logic functions. On the other hand, the multi-level network of pq-elements can realize wider class of functions.
Realization of Logic Functions with Weight k
Up to now, we have considered the realization of address generation functions. Next, we consider the realization of general logic functions. 7 Address Generators using Auxiliary Memory
Don't Cares Generated by MultipleValued Input Variables
When We can use these don't cares to simplify the address generators.
Design of Address Generators
In a typical m-valued input address generator, the number of non-zero outputs is much smaller than m n , the total number of input combinations. Thus, we have the following: For example, consider the the case of N = 32, m = 2 and k = 1000 vectors. The fraction of non-zero outputs over all input combinations is 1000 2 32 = 2.3 ×10 −7 . From Lemma 3.2, we can see that the column multiplicity of the decomposition chart is at most k + 1. In fact, in many cases the column multiplicity is exactly k + 1. Thus, to realize the address generator by a multi-level network of memories, we need many cells with log 2 (k + 1) + 1 inputs and log 2 (k + 1) outputs. We now show a method to reduce the amount of hardware by using an auxiliary memory. Fig. 7.1 illustrates the idea of the method. An ordinary logic circuit can be simplified by don't cares [11, 14] . The present method has the following features:
Algorithm 7.1 (Simplification of Address Generators
• The number of non-zero outputs (k) of the address generator function is much smaller than the total number of input combinations m n . In F, the outputs for the non-registered inputs are set to don't cares to produce G. By simplifying the network for G, we can greatly reduce the network. • To verify the correctness of the output of Network 2, we use an auxiliary memory.
• The size of the auxiliary memory is smaller than that of Network 2.
The total amount of hardware in the system is smaller than that of Network 1. In the logic synthesis using memories, reduction of support variables is important. In the address generation functions, the fraction of don't cares is very large, and we can often reduce the number of support variables.
Example 7.1 groups, so that each list contains at most 500 words. Let the names of three lists be Word list A, Word list B, and Word list C. The maximum number of letters in the word lists is 13, but we only consider the first 8 letters. For English words consisting of fewer than 8 letters, we append blanks to make the length of words 8. We represent each alphabetic character by 5 bits. So, all the English words are represented by 40 bits. We assume that each group has at most 500 English words, and each word has unique address from 1 to 500. The address is represented by 9 bit. Fig. 8.1 shows the English-Japanese dictionary consisting of the address generator and a ROM. In this dictionary, the address generator finds the address of the English word, and the ROM produces the Japanese translation. Note that in Japanese, 80 outputs are needed to represent the Chinese characters and KANA characters. The size of the auxiliary memory is n2 α , where α = log 2 (k + 1) , k + 1 = 501 (number of words +1), and n = 40 (number of bits to represent an English word). Thus, we need 40 × 2 9 = 20 k bits. Tables 8.1∼ 8.3 compare the size of memories, where address generators are implemented either by a simple LUT cascade, or by a cascade and an auxiliary memory. As shown in these tables, address generators using auxiliary memories are about one fourth the size of simple cascade realizations. In this case, only 500 combinations out of 2 40 input combinations of address generators are specified, and other combinations are all don't cares.
Conclusion
In this paper, we presented design methods for multiplevalued input address generators using memories. An address generator with k registered vectors can be implemented by memories with log 2 (k + 1) + 1 inputs and log 2 (k + 1) outputs. We also presented a method to simplify the address generator using an auxiliary memory. The outline of this method is 1. The output values for non-registered inputs are set to don't cares. Realize the incompletely specified logic function.
2. Verify the output of the address generator by an auxiliary memory. If the output is correct, produce it as it is, otherwise the outputs is set to zero.
